yosys/tests/csa_tree/sub_5op.v

7 lines
107 B
Verilog

module sub_5op(
input [11:0] a, b, c, d, e,
output [11:0] y
);
assign y = a - b + c - d + e;
endmodule