yosys/tests/csa_tree/sub_2op_neg.v

7 lines
88 B
Verilog

module sub_2op_neg(
input [7:0] a, b,
output [7:0] y
);
assign y = a - b;
endmodule