yosys/tests/csa_tree/add_with_const.v

8 lines
107 B
Verilog

module add_with_const(
input [7:0] a, b, c,
output [7:0] y
);
assign y = a + b + c + 8'd42;
endmodule