Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 19:31:00 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
189fbd4cf8a22f26d5fd8bcdf16e587379343993
yosys/backends
T
History
Clifford Wolf 189fbd4cf8 cleanup in write_smt2 log messages (-bv and -mem are now default)
2016-10-16 23:02:51 +02:00
..
blif
Added $ff and $_FF_ cell types
2016-10-12 01:18:39 +02:00
btor
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
edif
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
ilang
Added $global_clock verilog syntax support for creating $ff cells
2016-10-14 12:33:56 +02:00
intersynth
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
json
write_json: also write module attributes.
2016-07-12 06:32:04 +00:00
smt2
cleanup in write_smt2 log messages (-bv and -mem are now default)
2016-10-16 23:02:51 +02:00
smv
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
spice
Also escape "=" in spice output
2016-05-20 16:43:13 +02:00
verilog
Bugfix in partial mem write handling in verilog back-end
2016-08-20 13:06:06 +02:00
Powered by Gitea Version: 1.27.2 Page: 2984ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API