yosys/techlibs/quicklogic/pp3
N. Engelhardt 98769010af synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
..
abc9_map.v
abc9_model.v
abc9_unmap.v
cells_map.v
cells_sim.v
ffs_map.v
latches_map.v
lut_map.v