Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 20:36:44 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
153d3dd4e0b6e8725e2afbc973cbc1e836cb0703
yosys/techlibs/xilinx
T
History
Clifford Wolf 153d3dd4e0 Various cleanups in synth_xilinx command
2015-01-13 13:20:32 +01:00
..
example_mojo_counter
Cleanups in xilinx examples
2013-10-27 09:58:53 +01:00
example_sim_counter
Fixed xilinx/example_sim_counter test bench
2013-11-24 17:55:46 +01:00
example_zed_counter
[EXAMPLES] Ported the mojo counter example to Zynq ZED board.
2013-10-27 21:48:39 +01:00
tests
Cleanups in xilinx bram descriptions
2015-01-07 01:28:18 +01:00
brams.txt
Xilinx RAMB36/RAMB18 memory_bram support complete
2015-01-06 23:54:33 +01:00
brams.v
More Xilinx bram cleanups
2015-01-07 01:59:36 +01:00
cells_sim.v
added minimalistic xilinx sim models
2015-01-08 00:05:11 +01:00
cells.v
Renamed $lut ports to follow A-Y naming scheme
2014-08-15 14:18:40 +02:00
Makefile.inc
Added add_share_file Makefile macro
2015-01-08 00:23:18 +01:00
synth_xilinx.cc
Various cleanups in synth_xilinx command
2015-01-13 13:20:32 +01:00
Powered by Gitea Version: 1.27.2 Page: 408ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API