Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 18:13:40 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
12596b5003bcc6180cda04ce2aaaa2a8145f8a9b
yosys/techlibs
T
History
whitequark 12596b5003 Fix typo.
2018-12-05 17:13:27 +00:00
..
achronix
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
anlogic
Leave only real black box cells
2018-12-02 11:57:50 +01:00
common
Fix typo.
2018-12-05 17:13:27 +00:00
coolrunner2
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
easic
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
ecp5
ecp5: Add 'fake' DCU parameters
2018-11-09 18:25:42 +00:00
gowin
Changes in GoWin synth commands and ALU primitive support
2018-12-03 20:08:35 -06:00
greenpak4
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
ice40
opt_lut: add -dlogic, to avoid disturbing logic such as carry chains.
2018-12-05 16:30:37 +00:00
intel
Changes in GoWin synth commands and ALU primitive support
2018-12-03 20:08:35 -06:00
sf2
Fix sf2 LUT interface
2018-10-31 15:36:53 +01:00
xilinx
Add support for Xilinx PS7 block
2018-11-10 12:45:07 -08:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00
Powered by Gitea Version: 1.27.2 Page: 28ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API