|
arith_map.v
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
bram.txt
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
bram_map.v
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
cell_sim.v
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
cell_sim_arith.v
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
cell_sim_bram.v
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
cell_sim_dsp.v
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
cell_sim_ff.v
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
cell_sim_new_dsp.v
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
dff_map.v
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
dsp_map.v
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
synth.ys
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
|
verilog_rewrite.ys
|
[core] add rf techlibs
|
2026-05-14 17:33:24 -07:00 |
d7cf53d86a