Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 11:59:46 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
0f61ba5299467306d30c65754bda140f7d83b901
yosys/passes
T
History
nella 5d90bcc792 CSA add support for macc and alu cells.
2026-04-13 12:48:05 +02:00
..
cmds
Merge pull request #5724 from abhinavputhran/fix/setundef-respect-selection
2026-03-18 22:53:06 +00:00
equiv
Merge pull request #5512 from YosysHQ/emil/turbo-celltypes
2026-03-04 14:47:57 +00:00
fsm
fsm_detect: add adff detection
2025-11-06 23:29:47 +02:00
hierarchy
hierarchy.cc: Tidying
2025-10-15 09:42:47 +13:00
memory
memory_libmap: Add -force-params
2026-02-20 10:57:00 +00:00
opt
CSA add support for macc and alu cells.
2026-04-13 12:48:05 +02:00
pmgen
Fix typo in pmgen/README.md
2026-04-02 10:24:31 -05:00
proc
proc_clean: Removing an empty full_case is doing something
2026-01-07 13:10:32 +13:00
sat
Merge pull request #5655 from YosysHQ/emil/dffsr-sr-priority-undef
2026-04-08 14:22:34 +00:00
techmap
abc_new: stable TopoSort
2026-04-06 15:09:52 +02:00
tests
test_cell.cc: Generate .aag for all compatible cells
2025-12-02 14:03:36 +13:00
Powered by Gitea Version: 1.27.2 Page: 2095ms Template: 24ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API