mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 18:13:40 +02:00
6 lines
55 B
Verilog
6 lines
55 B
Verilog
module a;
|
|
initial
|
|
begin : label1
|
|
end: label2
|
|
endmodule
|