Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-30 01:48:17 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
0da65d498b9f18ce0c09eedc19f16db2390e6dcb
yosys/backends
T
History
N. Engelhardt 020f6d167a Merge pull request #1768 from boqwxp/smt2_cleanup
Clean up pseudo-private member usage in `backends/smt2/smt2.cc`.
2020-03-16 13:49:10 +01:00
..
aiger
xaiger: remove some unnecessary operations ...
2020-03-06 10:51:47 -08:00
blif
RTLIL::S{0,1} -> State::S{0,1}
2019-08-07 11:12:38 -07:00
btor
Use cell name for btor bad state props when it is a public name
2019-11-14 11:57:38 +01:00
edif
edif: more resilience to mismatched port connection sizes.
2020-02-06 18:45:03 +01:00
firrtl
remove include where not used
2020-03-13 14:55:53 +01:00
ilang
RTLIL::S{0,1} -> State::S{0,1}
2019-08-07 11:12:38 -07:00
intersynth
substr() -> compare()
2019-08-07 12:20:08 -07:00
json
json: Change compat mode to directly emit ints <= 32 bits
2020-02-09 01:01:18 -08:00
protobuf
Add aiger and protobuf backends binary support
2019-09-28 09:51:48 +02:00
simplec
Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs
2019-08-06 04:47:55 +02:00
smt2
Merge pull request #1768 from boqwxp/smt2_cleanup
2020-03-16 13:49:10 +01:00
smv
substr() -> compare()
2019-08-07 12:20:08 -07:00
spice
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
table
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
verilog
specify: system timing checks to accept min:typ:max triple
2020-02-13 12:42:15 -08:00
Powered by Gitea Version: 1.27.2 Page: 592ms Template: 7ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API