luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-02 11:07:41 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
0d27ffd4e6d53349d80d6f29f9e6b2f1c4b03cb7
yosys/backends
T
History
Eddie Hung 8474c5b366 Merge pull request #1359 from YosysHQ/xc7dsp 
DSP inference for Xilinx (improved for ice40, initial support for ecp5)
2019-09-29 11:26:22 -07:00
..
aiger
Merge pull request #1359 from YosysHQ/xc7dsp
2019-09-29 11:26:22 -07:00
blif
RTLIL::S{0,1} -> State::S{0,1}
2019-08-07 11:12:38 -07:00
btor
Corrects btor2 backend
2019-09-27 12:40:17 -04:00
edif
…
firrtl
Merge pull request #1258 from YosysHQ/eddie/cleanup
2019-08-10 09:52:14 +02:00
ilang
RTLIL::S{0,1} -> State::S{0,1}
2019-08-07 11:12:38 -07:00
intersynth
substr() -> compare()
2019-08-07 12:20:08 -07:00
json
…
protobuf
Add aiger and protobuf backends binary support
2019-09-28 09:51:48 +02:00
simplec
…
smt2
backends: smt2: use $(CXX) variable for compiler
2019-09-08 15:47:09 +08:00
smv
substr() -> compare()
2019-08-07 12:20:08 -07:00
spice
…
table
…
verilog
substr() -> compare()
2019-08-07 12:20:08 -07:00