This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-08-30 01:48:17 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
0b8b8d41eb07fd048cbe68acfe4b724e314bbb41
yosys
/
techlibs
/
common
T
History
Clifford Wolf
312ee00c9e
Added adff2dff.v (for techmap -share_map)
2014-08-07 16:14:38 +02:00
..
adff2dff.v
Added adff2dff.v (for techmap -share_map)
2014-08-07 16:14:38 +02:00
blackbox.sed
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
2013-11-24 20:44:00 +01:00
Makefile.inc
Added adff2dff.v (for techmap -share_map)
2014-08-07 16:14:38 +02:00
pmux2mux.v
Added techlibs/common/pmux2mux.v
2014-01-17 20:06:15 +01:00
simcells.v
Renamed "stdcells.v" to "techmap.v"
2014-07-31 02:32:00 +02:00
simlib.v
Bugfix in simlib.v for iverilog
2014-07-29 19:23:31 +02:00
techmap.v
Implemented recursive techmap
2014-08-03 12:40:43 +02:00