luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/tests/various/hierarchy_recursive.v

3 lines
65 B
Verilog
Raw Blame History

module top(input x, output y);
top top_i(.x(x), .y(y));
endmodule
Reference in New Issue View Git Blame Copy Permalink