This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-05 19:36:55 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
09eef69e312cc8a92a5d29ca6a5bf0fecfc3c870
yosys
/
techlibs
/
intel
T
History
Miodrag Milanovic
09eef69e31
synth_intel: fix broken dsp mapping
2026-06-22 17:51:26 +02:00
..
common
Fixed data/address width parameters
2024-03-06 02:45:07 +01:00
cyclone10lp
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
cycloneiv
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
cycloneive
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
max10
Removed SystemVerilog module end label
2024-03-19 01:31:36 +01:00
CMakeLists.txt
synth_intel: fix broken dsp mapping
2026-06-22 17:51:26 +02:00
synth_intel.cc
synth_intel: fix broken dsp mapping
2026-06-22 17:51:26 +02:00