This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-03 11:18:31 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
0917a5cf720e76a85cd2fa4d8cd3cf9434bdee8f
yosys
/
backends
/
verilog
T
History
Clifford Wolf
927f0caa9d
Merge pull request
#1203
from whitequark/write_verilog-zero-width-values
...
write_verilog: dump zero width constants correctly
2019-07-18 15:31:27 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Merge pull request
#1203
from whitequark/write_verilog-zero-width-values
2019-07-18 15:31:27 +02:00