Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
08a4af3cde27acb57085d2eac5f897310d98a06e
yosys/backends
T
History
Clifford Wolf 08a4af3cde Improvements in BLIF front-end
2015-05-24 08:03:21 +02:00
..
blif
Improvements in BLIF front-end
2015-05-24 08:03:21 +02:00
btor
Removed "techmap -share_map" (use "-map +/filename" instead)
2015-04-08 12:13:53 +02:00
edif
Added EDIF backend support for multi-bit cell ports
2015-02-01 15:43:35 +01:00
ilang
Shorter "dump" options
2015-01-31 23:52:36 +01:00
intersynth
namespace Yosys
2014-09-27 16:17:53 +02:00
json
Added "port_directions" to write_json output
2015-04-06 01:49:58 +02:00
smt2
Added $assume support to write_smt2
2015-02-26 19:02:55 +01:00
spice
Renamed extend() to extend_xx(), changed most users to extend_u0()
2014-12-24 09:51:17 +01:00
verilog
Some fixes for $mem in verilog back-end
2015-05-20 13:55:50 +02:00
Powered by Gitea Version: 1.27.2 Page: 67ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API