mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 10:03:36 +02:00
9 lines
290 B
Verilog
9 lines
290 B
Verilog
module \$__FABULOUS_IBUF (input PAD, output O);
|
|
IO_1_bidirectional_frame_config_pass _TECHMAP_REPLACE_ (.PAD(PAD), .O(O), .T(1'b1));
|
|
endmodule
|
|
|
|
module \$__FABULOUS_OBUF (output PAD, input I);
|
|
IO_1_bidirectional_frame_config_pass _TECHMAP_REPLACE_ (.PAD(PAD), .I(I), .T(1'b0));
|
|
endmodule
|
|
|