Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 12:21:16 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
02bb52eef12113ef638b15b2b0fa922323ab8be3
yosys/backends
T
History
whitequark 0bf6b164be cxxrtl: make logging a little bit nicer.
2020-05-26 21:37:32 +00:00
..
aiger
xaiger: do not derive cells
2020-05-24 08:17:30 -07:00
blif
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
btor
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
cxxrtl
cxxrtl: make logging a little bit nicer.
2020-05-26 21:37:32 +00:00
edif
Improve net priorities in EDIF back-end
2020-04-21 12:35:25 +02:00
firrtl
Add YS_FALLTHROUGH macro to mark case fall-through
2020-05-07 13:39:34 +02:00
ilang
ilang, ast: Store parameter order and default value information.
2020-04-21 19:09:00 +02:00
intersynth
Clean up pseudo-private member usage in backends/intersynth/intersynth.cc.
2020-04-01 06:32:09 +00:00
json
write_json: dump default parameter values
2020-04-21 19:09:00 +02:00
protobuf
Add aiger and protobuf backends binary support
2019-09-28 09:51:48 +02:00
simplec
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
smt2
smtbmc: Fix typo in error message.
2020-05-19 16:13:44 +00:00
smv
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
spice
kernel: use more ID::*
2020-04-02 07:14:08 -07:00
table
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
verilog
write_verilog: fix precondition check.
2020-04-14 12:12:50 +00:00
Powered by Gitea Version: 1.27.2 Page: 1035ms Template: 98ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API