Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 04:19:56 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
023086bd46bc828621ebb171b159efe1398aaecf
yosys/passes
T
History
Clifford Wolf 023086bd46 Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs
Signed-off-by: Clifford Wolf <[email protected]>
2019-08-06 04:47:55 +02:00
..
cmds
Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs
2019-08-06 04:47:55 +02:00
equiv
Add -undef option to equiv_opt, passed to equiv_induct
2019-04-26 11:16:48 -07:00
fsm
fsm_opt: Fix runtime error for FSMs without a reset state
2019-02-07 10:35:36 +00:00
hierarchy
Use input default values in hierarchy pass
2019-06-19 11:49:20 +02:00
memory
Error out if enable > dbits
2019-07-13 03:39:23 -07:00
opt
Fix formatting for msys2 mingw build using GetSize
2019-08-01 17:27:34 +02:00
pmgen
From master
2019-05-28 09:37:50 -07:00
proc
proc_prune: Promote partially redundant assignments.
2019-08-01 13:09:55 +02:00
sat
Fix tests/various/async FFL test
2019-07-09 22:44:39 +02:00
techmap
Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs
2019-08-06 04:47:55 +02:00
tests
flowmap: implement depth relaxation.
2019-01-08 01:13:05 +00:00
Powered by Gitea Version: 1.27.2 Page: 178ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API