Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-01 18:47:29 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
0116dc438470351c7f389fd84c19bdd5ee01dd8a
yosys/techlibs/gowin
T
History
Robert O'Callahan c7df6954b9 Remove .c_str() from stringf parameters
2025-09-01 23:34:42 +00:00
..
arith_map.v
gowin: Fix X output of $alu techmap
2023-05-01 17:56:41 +02:00
brams_map.v
gowin: Fix SDP write enable port.
2024-01-30 17:06:59 +10:00
brams.txt
gowin: Change BYTE ENABLE handling.
2024-01-27 17:19:49 +10:00
cells_map.v
iopadmap: Add native support for negative-polarity output enable.
2021-11-09 15:40:16 +01:00
cells_sim.v
Update ALU MULT mode in gowin to match nextpnr
2024-12-23 11:12:48 +01:00
cells_xtra_gw1n.v
Gowin. Remove unnecessary modules
2025-03-28 06:34:26 +10:00
cells_xtra_gw2a.v
Gowin. Remove unnecessary modules
2025-03-28 06:34:26 +10:00
cells_xtra_gw5a.v
Gowin. BUGFIX. Fix multi-line descriptions.
2025-07-02 12:39:18 +10:00
cells_xtra.py
Gowin. BUGFIX. Fix multi-line descriptions.
2025-07-02 12:39:18 +10:00
lutrams_map.v
gowin: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
lutrams.txt
gowin: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
Makefile.inc
gowin: split cells_xtra by family
2024-11-26 15:42:22 +01:00
synth_gowin.cc
Remove .c_str() from stringf parameters
2025-09-01 23:34:42 +00:00
Powered by Gitea Version: 1.27.2 Page: 551ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API