mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
7 lines
125 B
Verilog
7 lines
125 B
Verilog
module test(a, b, c, d, x, y);
|
|
input [15:0] a, b, c, d;
|
|
input [31:0] x;
|
|
output [31:0] y;
|
|
assign y = a*b + c*d + x;
|
|
endmodule
|