mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
13 lines
156 B
Verilog
13 lines
156 B
Verilog
module m;
|
|
parameter PARAM = 0;
|
|
endmodule
|
|
|
|
(* foo="bar" *)
|
|
(* val=32'hffffffff *)
|
|
module top;
|
|
(* dont_touch *)
|
|
wire w;
|
|
|
|
m #(.PARAM(-3)) inst();
|
|
endmodule
|