mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-05 11:35:20 +02:00
7 lines
54 B
Verilog
7 lines
54 B
Verilog
module a;
|
|
task to (
|
|
input [3]x
|
|
);
|
|
endtask
|
|
endmodule
|