mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-05 19:36:55 +02:00
18 lines
253 B
Plaintext
18 lines
253 B
Plaintext
read_verilog <<EOT
|
|
|
|
module uut(
|
|
input [3:0] a, b,
|
|
output [3:0] y, z
|
|
);
|
|
assign y = a + b;
|
|
assign z = b + a;
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
copy uut after
|
|
opt_merge after
|
|
clean
|
|
|
|
show -format dot -prefix opt_merge_full -notitle -color cornflowerblue uut
|