luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/backends/aiger2
History
Emil J. Tywoniak b2270ae1c8 aiger2: fix case where submodule cell input port has empty SigSpec 2025-12-01 19:40:58 +01:00
..
Makefile.inc Start an 'aiger2' backend 2024-09-17 13:55:58 +02:00
aiger.cc aiger2: fix case where submodule cell input port has empty SigSpec 2025-12-01 19:40:58 +01:00