yosys/tests/opt/opt_hier_simple2.v

8 lines
132 B
Verilog

module m(input [3:0] i, output [3:0] y);
assign y = i + 1;
endmodule
module top(output [3:0] y);
m inst(.i(4), .y(y));
endmodule