yosys/tests/liberty/non-ascii.lib.verilogsim.ok

module buffer (A, Y);
  input A;
  output Y;
  assign Y = A; // "A"
endmodule