luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/tests/arch/quicklogic
History
Emil J. Tywoniak ae281720cf tests: remove unstable FPGA synthesis result checks 2025-11-12 11:52:04 +01:00
..
pp3 tests: remove unstable FPGA synthesis result checks 2025-11-12 11:52:04 +01:00
qlf_k6n10f create duplicate IOFFs if multiple output ports are connected to the same register 2025-01-31 11:28:57 +01:00
.gitignore Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files. 2025-07-22 10:38:38 +00:00