yosys/tests/verilog/constparser_f_file.sv

module test (y);
    output signed [2:0] y = 1'bf;
endmodule