mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-05 19:36:55 +02:00
Roland CoeurjolyandMiodrag Milanovic
5ea2c6e6e5
Co-authored-by: Miodrag Milanovic <[email protected]> Co-authored-by: Roland Coeurjoly <[email protected]>
9 lines
98 B
Verilog
9 lines
98 B
Verilog
module simple_assign (
|
|
input wire in,
|
|
output wire out
|
|
);
|
|
|
|
assign out = in;
|
|
|
|
endmodule
|