mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-05 19:36:55 +02:00
9 lines
167 B
Verilog
9 lines
167 B
Verilog
module dffe_wide_11( input clk, input [1:0] en,
|
|
input [3:0] d1, output reg [3:0] q1,
|
|
);
|
|
always @( posedge clk ) begin
|
|
if ( en[0] )
|
|
q1 <= d1;
|
|
end
|
|
endmodule
|