mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 06:07:26 +02:00
6 lines
73 B
Verilog
6 lines
73 B
Verilog
module top(...);
|
|
input a;
|
|
output y;
|
|
assign y = ~a;
|
|
endmodule
|