mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-06 20:12:09 +02:00
23 lines
362 B
Plaintext
23 lines
362 B
Plaintext
logger -expect error "Module top missing wire other in second design" 1
|
|
|
|
read_rtlil <<EOT
|
|
module \top
|
|
wire width 1 input 1 \a
|
|
wire width 1 output 2 \renamed
|
|
connect \renamed \a
|
|
end
|
|
EOT
|
|
|
|
design -save golden
|
|
|
|
design -reset
|
|
read_rtlil <<EOT
|
|
module \top
|
|
wire width 1 input 1 \a
|
|
wire width 1 output 2 \other
|
|
connect \other \a
|
|
end
|
|
EOT
|
|
|
|
design_equal golden
|