mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-05 11:35:20 +02:00
21 lines
384 B
Verilog
21 lines
384 B
Verilog
module attrib01_bar(clk, rst, inp, out);
|
|
input wire clk;
|
|
input wire rst;
|
|
input wire inp;
|
|
output reg out;
|
|
|
|
always @(posedge clk)
|
|
if (rst) out <= 1'd0;
|
|
else out <= ~inp;
|
|
|
|
endmodule
|
|
|
|
module attrib01_foo(clk, rst, inp, out);
|
|
input wire clk;
|
|
input wire rst;
|
|
input wire inp;
|
|
output wire out;
|
|
|
|
attrib01_bar bar_instance (clk, rst, inp, out);
|
|
endmodule
|