mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-05 11:35:20 +02:00
3 lines
41 B
Verilog
3 lines
41 B
Verilog
module a(input wire x = 1'b0);
|
|
endmodule
|