luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-05 11:35:20 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
emil/srcref
yosys/techlibs/analogdevices
T
History
Miodrag Milanovic a689342207 Remove trailing whitespaces
2026-06-23 07:24:59 +02:00
..
abc9_model.v
analogdevices: fix MUXF78 name
2026-03-05 05:37:13 +00:00
arith_map.v
End of file fix
2026-06-23 07:23:41 +02:00
brams_defs.vh
Create synth_analogdevices
2026-03-05 05:37:12 +00:00
brams_map.v
analogdevices: Fixing up bram
2026-03-05 05:37:13 +00:00
brams.txt
analogdevices: Fixing up bram
2026-03-05 05:37:13 +00:00
cells_map.v
analogdevices: fix SHREG name
2026-03-05 05:37:13 +00:00
cells_sim.v
Remove trailing whitespaces
2026-06-23 07:24:59 +02:00
CMakeLists.txt
Migrate build system to CMake
2026-06-03 08:58:10 +00:00
dsp_map.v
analogdevices: DSP inference
2026-03-05 05:37:12 +00:00
ff_map.v
End of file fix
2026-06-23 07:23:41 +02:00
lut_map.v
End of file fix
2026-06-23 07:23:41 +02:00
lutrams_map.v
analogdevices: Add BRAM options
2026-03-05 05:37:13 +00:00
lutrams.txt
analogdevices: double LUT RAM cost
2026-03-05 05:37:13 +00:00
mux_map.v
analogdevices: fix SHIFTX name
2026-03-05 05:37:13 +00:00
retarget_map.v
analogdevices: user retargeting
2026-03-05 05:37:12 +00:00
synth_analogdevices.cc
Add check before flatten in synth_*.
2026-05-05 14:06:58 +02:00