Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 03:52:06 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
emil/srcref
yosys/backends/verilog
T
History
Emil J. Tywoniak 9a93e377a3 rtlil: replace SigSig actions with new type SyncAction
(cherry picked from commit bfc098772c0244273ee52a8989168a6a6c0c89f2)
2026-08-25 12:41:46 +02:00
..
CMakeLists.txt
Migrate build system to CMake
2026-06-03 08:58:10 +00:00
verilog_backend.cc
rtlil: replace SigSig actions with new type SyncAction
2026-08-25 12:41:46 +02:00
verilog_backend.h
verilog backend: runtime optimization for keyword pool
2026-05-29 17:53:31 +00:00
Powered by Gitea Version: 1.27.2 Page: 996ms Template: 72ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API