mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
9 lines
139 B
Verilog
9 lines
139 B
Verilog
module sdffe( input d, clk, rst, en, output reg q );
|
|
always @( posedge clk)
|
|
if (rst)
|
|
q <= 0;
|
|
else
|
|
if (en)
|
|
q <= d;
|
|
endmodule
|