mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 06:07:26 +02:00
6 lines
105 B
Verilog
6 lines
105 B
Verilog
`timescale 1ns/1ps
|
|
|
|
`include "cells_sim_ams.v"
|
|
`include "cells_sim_digital.v"
|
|
`include "cells_sim_wip.v"
|