mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 14:17:27 +02:00
7 lines
117 B
Plaintext
7 lines
117 B
Plaintext
logger -expect warning "is implicitly declared." 2
|
|
read_verilog << EOF
|
|
module top(...);
|
|
assign b = w;
|
|
endmodule
|
|
EOF
|