mirror of https://github.com/YosysHQ/yosys.git
36 lines
672 B
Plaintext
36 lines
672 B
Plaintext
design -reset
|
|
read_verilog <<EOT
|
|
module top(input g, d, output reg q);
|
|
always @* if (g) q = d;
|
|
endmodule
|
|
EOT
|
|
hierarchy -top top
|
|
proc
|
|
select -assert-count 1 t:$dlatch
|
|
logger -expect warning "is a latch of type" 1
|
|
check -nolatches
|
|
logger -check-expected
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module top(input g, d, output reg q);
|
|
always @* q = g ? d : 1'b0;
|
|
endmodule
|
|
EOT
|
|
hierarchy -top top
|
|
proc
|
|
check -nolatches -assert
|
|
|
|
design -reset
|
|
read_verilog <<EOT
|
|
module top(input g, d, output reg q, output y);
|
|
always @* if (g) q = d;
|
|
wire u;
|
|
assign y = u;
|
|
endmodule
|
|
EOT
|
|
hierarchy -top top
|
|
proc
|
|
logger -expect error "Found [0-9]+ problems in 'check -assert'" 1
|
|
check -latchonly -assert
|