luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/techlibs/intel/max10
History
Miodrag Milanovic 48a3dcc02a End of file fix 2026-06-23 07:23:41 +02:00
..
cells_arith.v Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
cells_map.v End of file fix 2026-06-23 07:23:41 +02:00
cells_sim.v Removed SystemVerilog module end label 2024-03-19 01:31:36 +01:00
dsp_map.v End of file fix 2026-06-23 07:23:41 +02:00