Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 06:07:26 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
emil/ast-ownership-less-state
yosys/techlibs/greenpak4
T
History
Joachim Strömbergson 2fcb61adb5 Change to use blocking assignments in non-clocked processes.
Signed-off-by: Joachim Strömbergson <[email protected]>
2025-04-23 17:21:32 +02:00
..
cells_blackbox.v
Added RESET_TO_MAX parameter to $__COUNT_ cell. Cannot yet be extracted.
2017-09-14 10:26:32 -07:00
cells_latch.v
greenpak4: Can now techmap inferred D latches (without set/reset or output inverter)
2016-12-10 18:46:36 +08:00
cells_map.v
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
cells_sim_ams.v
Moved GP_POR out of digital cells b/c it has delays
2017-08-14 10:45:39 -07:00
cells_sim_digital.v
Change to use blocking assignments in non-clocked processes.
2025-04-23 17:21:32 +02:00
cells_sim_wip.v
Refactoring: moved modules still in cells_sim to cells_sim_wip
2017-09-01 06:44:15 -07:00
cells_sim.v
Refactoring: moved modules still in cells_sim to cells_sim_wip
2017-09-01 06:44:15 -07:00
gp_dff.lib
Fixed indenting in techlibs/greenpak4/gp_dff.lib
2016-03-29 13:44:14 +02:00
greenpak4_dffinv.cc
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
Makefile.inc
Added blackbox $__COUNT_ cell model
2017-09-01 06:44:28 -07:00
synth_greenpak4.cc
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
Powered by Gitea Version: 1.27.2 Page: 1518ms Template: 7ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API