mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-08-22 06:07:26 +02:00
6 lines
113 B
Systemverilog
6 lines
113 B
Systemverilog
// This is used by the load_and_derive test.
|
|
|
|
module ondemand (iface intf);
|
|
assign intf.y = ~intf.x;
|
|
endmodule
|