luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 14:17:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Simplified $fa undef model

Browse Source
This commit is contained in:
Clifford Wolf
2014-09-08 16:59:39 +02:00
parent 6dc07eb1f2
commit fcb46138ce
3 changed files with 6 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/common/simlib.v
+1 -1
View File
@@ -453,7 +453,7 @@ output [WIDTH-1:0] X, Y;
wire [WIDTH-1:0] t1, t2, t3;
assign t1 = A ^ B, t2 = A & B, t3 = C & t1;
assign Y = t1 ^ C, X = t2 | t3;
assign Y = t1 ^ C, X = (t2 | t3) ^ (Y ^ Y);
endmodule