luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 06:07:26 +02:00
Code Issues Packages Projects Releases Wiki Activity

Refactoring: Renamed RTLIL::Module::wires to wires_

Browse Source
This commit is contained in:
Clifford Wolf
2014-07-27 01:49:51 +02:00
parent d7916a49af
commit f9946232ad
50 changed files with 191 additions and 191 deletions
Download Patch File Download Diff File Expand all files Collapse all files
passes/cmds/setundef.cc
+1 -1
View File
@@ -129,7 +129,7 @@ struct SetundefPass : public Pass {
SigMap sigmap(module);
SigPool undriven_signals;
for (auto &it : module->wires)
for (auto &it : module->wires_)
if (!it.second->port_input)
undriven_signals.add(sigmap(it.second));