luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

patch: don't gc signorm cells

This commit is contained in:
Emil J. Tywoniak 2026-05-29 22:27:07 +02:00
parent fb021b1a6b
commit f18f46cc9b
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
kernel/unstable/patch.cc
View File

@ -90,7 +90,9 @@ struct SrcCollector {
void Patch::gc(Cell* old_cell) {
log_debug("gc %s\n", old_cell->name);
std::vector<Cell*> inputs = {};
if (old_cell->type.in(ID($input_port), ID($output_port), ID($public)))
return;
pool<Cell*> inputs;
for (auto [port_name, sig] : old_cell->connections()) {
auto dir = old_cell->port_dir(port_name);
log_assert(dir != PD_UNKNOWN);
@ -112,7 +114,7 @@ void Patch::gc(Cell* old_cell) {
log_assert(in_wire);
log_debug("\twire %s\n", in_wire->name);
if (in_wire->known_driver() && !leaves.count(in_wire))
inputs.push_back(in_wire->driverCell());
inputs.insert(in_wire->driverCell());
}
}
}