luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

address comments

This commit is contained in:
Stan Lee 2026-01-21 15:16:45 -08:00
parent f14eb4a7bb
commit f026cebaf6
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/silimate/reg_rename.cc
View File

@ -82,7 +82,7 @@ struct RegRenamePass : public Pass {
log_error("No VCD file provided. Please provide a VCD file with the -vcd option.\n");
}
// Regex to match register output wires
// Regex to match registers to output wires
// .*_reg[NUMBER] or .*_reg, can match NUMBER and part before _reg
std::regex reg_regex("(.*)_reg(?:\\[(\\d+)\\])?$");
uint32_t count = 0;