luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fixup! timinginfo: special-case $specify2 in signorm invariant

This commit is contained in:
Emil J. Tywoniak 2026-04-01 16:55:40 +02:00
parent 956e5d6de9
commit e66b9b48aa
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
kernel/rtlil_bufnorm.cc
View File

@ -1057,7 +1057,7 @@ void RTLIL::Cell::unsetPort(const RTLIL::IdString& portname)
void RTLIL::Cell::setPort(const RTLIL::IdString& portname, RTLIL::SigSpec signal)
{
bool is_input_port = false;
if (module->sig_norm_index != nullptr && type != ID($specify2)) {
if (module->sig_norm_index != nullptr && type != ID($specify2) && type != ID($specify3) && type != ID($specrule)) {
module->sig_norm_index->sigmap.apply(signal);
auto dir = port_dir(portname);